Chapter 8: Memory-Management Strategies



Chapter 8: Memory Management Strategies

- Background
- Contiguous Memory Allocation
- Segmentation
- Paging
- Structure of the Page Table
- Example: The Intel 32 and 64-bit Architectures
- Example: ARM Architecture





Objectives

- To provide a detailed description of various ways of organizing memory hardware
- To discuss various memory-management techniques, including paging and segmentation
- To provide a detailed description of the Intel Pentium, which supports both pure segmentation and segmentation with paging



Background


- Program must be brought (from disk) into memory and placed within a process for it to run
- Main memory and registers are the only storage CPU can access directly
- Memory unit only sees a stream of addresses + read requests, or address + data and write requests
- Accessing main memory may take many cycles of the CPU, causing a stall, since it does not have the data required to complete the instruction it is executing
- Cache sits between main memory and CPU registers, on the CPU chip for fast access
- Protection of memory required to ensure correct operation





Hardware Address Protection with Base and Limit Registers

- A pair of base and limit registers define the address space
- CPU must check every memory access generated in user mode to ensure it is between base and limit for that user





Address Binding

- Program must be brought into memory and placed within a process for it to be run
- Input queue collection of processes on the disk that are waiting to be brought into memory to run the program

 - Long-term scheduler's job
 Without support, must be loaded into address 0000
- Inconvenient to have first user process physical address always at 0000
- Further, addresses represented in different ways at different stages of a program's life
 - Source code addresses usually symbolic
 - Compiled code addresses bind to relocatable addresses
 - .
 . i.e. "14 bytes from beginning of this module"
 - Linker or loader will bind relocatable addresses to absolute addresses i.e. 74014
 - Each binding maps one address space to another






Binding of Instructions and Data to Memory

- Binding of instructions and data to addresses:
 Choose addresses for instructions and data from the standpoint of the processor

data1:dw 32

start:lw r1,0(data1) jal checkit

loop: addi r1, r1, -1 bnz r1, r0, loop checkit: ...







Binding of Instructions and Data to Memory

Address binding of instructions and data to memory addresses can happen at three different stages:

- Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes. The MS-DOS .COM format programs re bound at compile time
- Load time: compiler must generate relocatable code if memory location is not known at compile time. The binding is delayed until load time. If the starting address changes, we need only reload the user code to incorporate this changed value.
- Execution time: Binding delayed until run time if the process can be moved during its execution from one memory segment to another

 Need special hardware support for address maps (e.g., base and limit registers)

 - Most general-purpose operating systems use this method






Multistep Processing of a User Program

Address binding of instructions and data to memory addresses can happen at three different stages

- Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes (e.g., "goc"). MS-DOS uses this
- Load time: Compiler must generate rele memory location is not known at compile time (e.g., Unix "Id" does link). The binding is delayed until load time. we need only reload the user code to incorporate this changed value
- Execution time: Binding delayed until run time if the process can be moved during its execution from one memory segment to another. This needs hardware support for address maps (e.g., base and limit registe e.g., dynamic libs. Most general-purpose operating systems use this method



Logical vs. Physical Address Space

- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
 - Logical address generated by the CPU; also referred to as virtual address
 - Physical address address seen by the memory unit
- Logical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme
- Logical address space is the set of all logical addresses generated by a program
- Physical address space is the set of all physical addresses generated by a program



stem Concepts - 9th Edition






Memory-Management Unit (MMU)

- MMU is the hardware device that at run time maps virtual address to physical address
- Many methods possible, covered in the rest of this chapter
- To start, consider simple scheme where the value in the relocation register is added to every address generated by a user process at the time it is sent to memory
 - Base register now called relocation registe
 - MS-DOS on Intel 80x86 used 4 relocation register
- The user program deals with logical addresses; it never sees the real physical addresses
 - Execution-time binding occurs when reference is made to location in memory
 - Logical address bound to physical addresses



- Dynamic Loading: routine is not loaded until it is called. All routines are kept on disk in a
- Better memory-space utilization; unused routine is never loaded
- Useful when large amounts of code are No special support from the operating system
 - Implemented through program design
 - OS can help by providing libraries to implement dynamic loading








Swapping

- A process can be **swapped** temporarily out of memory to a backing store, and then brought back into memory for continued execution
- Total physical memory space of processes can exceed physical memory, thus increasing the degree of multiprogramming
- Backing store fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images
- Roll out, roll in swapping variant used for priority-based scheduling algorithms; lower-priority process can be swapped out so higher-priority process can be loaded and executed





Swapping (Cont.)

- Major part of swap time is transfer time; total transfer time is directly proportional to the amount
- Suppose the a user process has 100 MB size, and backing store is a standard hard disk with a transfer rate of 50 MB/s. Thus the transfer time of the 100-MB process is 2 seconds, which is 2,000 millisecond (fairly high).
- System maintains a ready queue of ready-to-run processes which have memory images on disk
- Does the swapped out process need to swap back in to same physical addresses?
- Depends on address binding method
 - Plus consider pending I/O to / from process memory space
- Modified versions of swapping are found on many systems (i.e., UNIX, Linux, and Windows)
 - Swapping normally disabled
 - Started if more than threshold amount of memory allocated
 - Disabled again once memory demand reduced below threshold



8.13






Contiguous Allocation

- Main memory must support both OS and user processes
- Limited resource, must allocate efficiently
- Contiguous allocation is one early method
- Main memory usually into two partitio
 - Resident operating system, usually held in low memory with interrupt vector
 - User processes then held in high memory
 - Each process contained in single contiguous section of memory
- Relocation registers used to protect user processes from each other, and from changing operating-system code and data
 - Base register contains value of smallest physical address
 - Limit register contains range of logical addresses each logical address must be less than the limit
 - MMU maps logical address dynamically



Hardware Support for Relocation and Limit Registers






Contiguous Allocation (Cont.)

- - Degree of multiprogramming is bounded by number of partitions
 Variable-partition sizes for efficiency (sized to a given process' needs)
 - Hole block of available memory; holes of various size are scattered throughout memory
 - When a process arrives, it is allocated memory from a hole large enough to accommodate it Process exiting frees its partition, adjacent free partitions combined

8.17

- Operating system maintains information about: a) allocated partitions b) free partitions (hole)



Dynamic Storage-Allocation Problem

How to satisfy a request of size n from a list of free holes?

- First-fit: Allocate the first hole that is big enough
- Best-fit: Allocate the smallest hole that is big enough; must search entire list, unless ordered by size
 - Produces the smallest leftover hole
- Worst-fit: Allocate the largest hole; must also search entire list
 - Produces the largest leftover hole

First-fit and best-fit better than worst-fit in terms of speed and storage utilization





Fragmentation

- External Fragmentation total memory space exists to satisfy a request, but it is not
- Internal Fragmentation allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used
- First fit analysis reveals that given N blocks allocated, 0.5 N blocks lost to fragmentation
 - 1/3 may be unusable -> this property is known as the 50-percent rule



Fragmentation (Cont.)

- - Shuffle memory contents to place all free memory together in one large block
 - Compaction is possible only if relocation is dynamic, and is done at execution time. In another word, if
 relocation is static and is done at assembly or load time, compaction cannot be done
 - The compaction can be expensive (time-consuming)
- The backing store has similar fragmentation problems, which will be discussed in Chapters 10-12
- Another solution is to permit the logical address space of the processes to be non-contiguous, thus allowing a process to be allocated physical memory wherever such memory is available. These techniques include
 - Segmentation
 - Paging







Segmentation

- Memory-management scheme that supports user view of memory
- A program is a collection of segments
- A segment is a logical unit such as:

main program procedure function

method

local variables, global variables


common block stack symbol table

arrays






User's View of a Program





Logical View of Segmentation

8.23



3


physical memory space





Segmentation Architecture


- Logical address consists of a two tuple:
 - <segment-number, offset>,
- Segment table maps two-dimensional programmer-defined addresses into one-dimensional physical addresses; each table entry has:
 - base contains the starting physical address where the segments reside in memory
 limit specifies the length of the segment
- Segment-table base register (STBR) points to the segment table's location in memory
- Segment-table length register (STLR) indicates number of segments used by a program; segment number s is legal if s < STLR

















Address Translation Scheme


- Address generated by CPU is divided into
 - Page number (p) used as an index into a page table which contains base address of each page in physical memory
 - Page offset (d) combined with base address to define the physical memory address that is sent to the memory unit


page number	page offset
Р	d
m - n	n


For given logical address space 2^m and page size 2ⁿ














Implementation of Page Table

- Page table is kent in main memory
- Page-table base register (PTBR) points to the page table
- Page-table length register (PTLR) indicates size of the page table
- In this scheme every data/instruction access requires two memory accesses
 - One for the page table and one for the data / instruction
- associative memory of translation look-aside bullers (1 Lbs)
- TLBs typically small (64 to 1,024 entries). Some CPUs implement separate instruction and data address TLBs
 - On a TLB miss (if the page number is not in the TLB), value is loaded into the TLB for faster access next time
 - Replacement policies must be considered
 - Some entries can be wired down for permanent fast access, for example TLB entries for key kernel code






Associative Memory

Associative memory (TLB) - parallel search

Page #	Frame #

- Address translation (p, d)
 - If p is in associative register, get frame # out
 - Otherwise get frame # from page table in memory, and also bring this entry to the TLB







Effective Access Time

- Associative Lookup = ε time unit
 - Can be < 10% of memory access time
- Hit ratio = α
 - Hit ratio percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- Consider α = 80%, ε = 20ns for TLB search, 100ns for memory access
- Effective Access Time (EAT)

 $EAT = (1 + \varepsilon) \alpha + (2 + \varepsilon)(1 - \alpha)$

- Consider $\alpha = 80\%$, $\varepsilon = 20$ ns for TLB search, 100ns for memory access
 - EAT = 0.80 x 100 + 0.20 x 200 = 120ns
- Consider more realistic hit ratio -> α = 99%, ϵ = 20ns for TLB search, 100ns for memory access EAT = 0.99 x 100 + 0.01 x 200 = 101ns




Memory Protection

- Memory protection implemented by associating protection bit with each frame to indicate if read-only or read-write access is allowed
 - Can also add more bits to indicate page execute-only, and so on
- Valid-invalid bit attached to each entry in the page table:
 - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page
 - "invalid" indicates that the page is not in the process' logical address space
 - The operating system sets this bit for each page to allow or disallow access to the page
- Any violations result in a trap to the kernel
- Example: a 14-bit address space (0 to 16383). If a program only uses address 0 to 10468, with a page size 2KB, pages 0-5 are valid, pages 6-7 are invalid.
- Rarely does a process use all it address range, usually only a small fraction of the address space available. It would be wasteful to create a page table with entries for every page in the address range, and most of the table entries are unused but would take up memory space. To use pagength register (PTLR) to indicate the size of the page



Valid (v) or Invalid (i) Bit In A Page Table





An Example: Intelx86 Page Table Entry

- What is in a Page Table Entry or PTE?
- What is in a Page 1 able Entry or P1E?
 For page translation, each page table consists of a number of PTEs
 Permission bits: valid, read-only, read-write, write-only
 Example: Intel x86 architecture PTE:
 Address same format previous slide (10, 10, 12-bit offset)
 Intermediate page tables called "Directories"

Page Frame Number Free (OS) 0 L D A B U W P 11-9 8 7 6 5 4 3 2 1 0 (Physical Page Number) 31-12

- Present (same as "valid" bit in other architectures)
- W: Writeable U: User accessible

- User accessible
 Page write transparent: external cache write-through
 Page cache disabled (page cannot be cached)
 Accessed: page has been accessed recently
 Dirty (PTE only): page has been modified recently
 L=ti=4MB page (directory only).
 Bottom 22 bits of virtual address serve as offset within a page






Shared Pages

- - One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems)
 - Reentrant code is non-self-modifying code; it never changes during execution

 - Similar to multiple threads sharing the same process space
 Also useful for interprocess communication if sharing of read-write pages is allowed.
- - Each process keeps a separate copy of the code and data
 The pages for the private code and data can appear anywhere in the logical address space



ed 1 ed 2







Structure of the Page Table

- Memory structures for paging can get huge using straight-forward methods
 - Consider a 32-bit logical address space as on modern computers
 Page size of 4 KB (2¹²)

 - Page table would have 1 million entries (2³² / 2¹²)
 - If each entry is 4 bytes -> 4 MB of physical address space / memory for page table alone
 - > That amount of memory used to cost a lot
 - Don't want to allocate that contiguously in main memory, which will be allocated into multiple pages (frames)
 - Page size 4 MB (2²²) results in a page table with 1,000 entries, lesser of a problem
 - What about 64-bit logical address*
- Hierarchical Paging





Hierarchical Page Tables

8.44

Shared Pages Example

data 1

ed 2


ed 3

data 2

- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table
- To page the page table









Two-Level Paging Example


- A logical address (on 32-bit machine with 4K page size) is divided into:
 - a page number consisting of 20 bits
- a page offset consisting of 12 bits
- Since the page table is paged, the page number is further divided into:

 a 10-bit page number
- a 10-bit page offset
- Thus, a logical address is as follows:

page nu	mber	page offset			
p_1	<i>p</i> ₂	d			
10	10	12			

- where ρ_1 is an index into the outer page table (in Intel architecture, this is called "directories", and ρ_2 is the displacement within the page of the inner page table
- Because the address translation works from the outer page table inward, this scheme is also known as a forward-mapped page table







64-bit Logical Address Space

- Even two-level paging scheme not sufficient
- If page size is 4 KB (2¹²)
 - Then page table has 252 entries
 - If two level scheme, inner page tables could be 2¹⁰ 4-byte entries
 - Address would look like

outer page	inner page	page offset
<i>p</i> ₁	<i>p</i> ₂	d
42	10	12

- Outer page table has 2⁴² entries or 2⁴⁴ bytes
- One solution is to add a 2nd outer page table
- But in the following example the 2nd outer page table is still 2³⁴ bytes (16 GB) in size
 - And possibly 4 memory access to get to one physical memory location
 - The 64-bit UltraSPARC would require seven levels of paging a prohibitive number of memory accesses – to translate each logical address



Operating System Concepts – 9th Edition



Three-level Paging Scheme

outer page	inner page	offset
p_1	p_2	d
42	10	12

2nd outer page	outer page	inner page	offset
p_1	p_2	p_3	d
32	10	10	12

Operating System Concents - 9th Edition

8.51

Silberschatz, Galvin and Gagne ©2013




- Dominant industry chips
 - 16-bit Intel 8086 (late 1970s) and 8088 was used in original IBM PC
- Pentium CPUs are 32-bit and called IA-32 architecture
 - It supports both segmentation and paging
- Current Intel CPUs are 64-bit and called IA-64 architecture
 - Currently most popular PC operating systems run on Intel chips, including Windows, MacOS, and Linux (of course Linux runs on several architectures as well)
 - Intel's dominance has not spread to mobile systems, where they mainly use ARM architecture
- Many variations in the chips, cover the main ideas here



Operating System Concepts – 9th Edition

8.52

Silberschatz, Galvin and Gagne ©2013






Logical to Physical Address Translation in IA-32



page r	umber	page offset
p_1	p_2	d
10	10	12

8.54 Silberschatz, Galvin and Gagne ©2

Operating System Concepts – 9th Edition





Intel x86-64

- Current generation Intel x86-64 architecture
- 64 bits is ginormous (> 16 exabytes)
- In practice only implement 48 bit addressing
 - Page sizes of 4 KB, 2 MB, 1 GB
 Four levels of paging hierarchy
- Can also use PAE (page address extension) so virtual addresses are 48 bits and physical addresses are 52 bits (4096 terabytes) $\frac{1}{2}$

l unused	ı ,	page map level 4		e directory nter tab l e	ı	page directory		page tab l e	1	offset	1	
63	18 1	7 '	30 38	30	20		21.20		12 11		_	






Example: ARM Architecture

- Dominant mobile platform chip (Apple iOS and Google Android devices for example)
- Modern, energy efficient, 32-bit CPU
- 4 KB and 16 KB pages
- 1 MB and 16 MB pages (termed sections)
- One-level paging for sections, two-level for smaller pages
- Two levels of TLBs
- Outer level has two micro TLBs (one data, one instruction)

 - Inner is single main TLB

 First inner is checked, on miss outers are checked, and on miss page table walk performed by CPU





System Concepts - 9th Edition