COMP2611: Computer Organization

Cache

COMP2611 Fall 2015

Cache performance

- exercises

Cache size information

- size calculations
- exercises

Cache access

- exercises

Cache block replacement

- exercises

Exercises

Question 1: Consider a single-level cache. For every 100 references to the memory by the CPU, 10 of them are cache misses. A hit in the cache takes 2 clock cycles, and the miss penalty (i.e., access to the RAM) is 10 clock cycles.

(a) What is the hit rate for the cache?

Solution: $((100 - 10) / 100) \times 100\% = 90\%$

(b) What is the average memory access time per instruction for this cache system?

Solution: $2 + (1 - 0.9) \times 10 = 3$ (cycles)



Question 2: Consider a two level cache hierarchy (i.e., with cache level 1 and cache level 2). For all the references to the memory by the CPU, 20% of them are misses in only level 1 cache. 5% of them are misses in both level 1 and level 2 caches. A hit in level 1 cache takes 1 clock cycle, a hit in level 2 takes 10 clock cycles, and the miss penalty of level 2 (i.e., access to the RAM) is 100 clock cycles.

(a) What is the local miss rate for level 1 cache and for level 2 cache?

Solution: Level 1 miss rate = 20%

Level 2 miss rate = (5% / 20%) x 100% = 25%

(b) What is the average memory access time per instruction for this cache system?

Solution: $1 + 0.2 \times (10 + 0.25 \times 100) = 8$ (cycles)



Cache performance - exercises Cache size information - size calculations - exercises Cache access - exercises Cache block replacement - exercises Exercises

M-way set associative cache



Number of blocks in cache = Cache size / Cache block size Number of sets in cache = Number of blocks in cache / $M = 2^s$ Number of bits for Byte offset = y Number of bits for Index field = s (for 2^s sets in cache) Number of bits for Tag field = L - s - y (for L-bit address)



M-way set associative cache



Total bits required for the cache = (Number of entries) x (size of an entry) = (Number of blocks) x (Cache block size + size of Tag + one valid bit)



- □ A direct-mapped cache can be treated as a M-way set associative cache with M = 1.
- A fully-associative cache can also be treated as a M-way set associative cache with M = the number of blocks in the cache.
 - Number of blocks in cache = Cache size / Cache block size



Exercises

Question 1: Consider a direct-mapped cache with: Cache size = 4K bytes Cache block size = 16 bytes Memory address length = 32 bits (a) Complete the following information about the cache? Solution: Cache associativity = 1Number of blocks in cache = Cache size / Cache block size $= 4K/16 = 256 = 2^8$ Number of sets in cache = # of blocks in cache / cache associativity $= 256 / 1 = 256 = 2^{8}$ Number of bits for Byte offset = 4 (cache block size = 2^4 bytes) Number of bits for Index field = 8 (2^8 sets in cache) Number of bits for Tag field = 32 - 8 - 4 = 20Index Byte offset Tag 31 12 3 11 4 0

(b) How many bits in total are required for the cache?

Solution: Number of blocks in cache: 2⁸

Number of bits for Tag field: 20

Cache block size: 16 bytes = 128 bits

Total bits required

- = (# of entries) x (size of an entry)
- = (# of blocks) x (Cache block size + size of Tag + valid bit)
- $= 2^8 \times (128 + 20 + 1)$
- = 38144

Question 2: Consider a 4-way set associative cache with: Cache size = 4K bytes Cache block size = 16 bytes Cache associativity = 4Memory address length = 32 bits (a) Complete the following information about the cache? Solution: Number of blocks in cache = Cache size / Cache block size $= 4K/16 = 256 = 2^8$ Number of sets in cache = # of blocks in cache / cache associativity $= 256 / 4 = 64 = 2^{6}$ Number of bits for Byte offset = 4 (cache block size = 2^4 bytes) Number of bits for Index field = 6 (2^6 sets in cache) Number of bits for Tag field = 32 - 6 - 4 = 22Index Byte offset Tag 31 10 9 3 4 0



(b) How many total bits are required for the cache?

Solution: Number of blocks in cache: 2⁸

Number of bits for Tag field: 22

Cache block size: 16 bytes = 128 bits

Total bits required

- = (# of entries) x (size of an entry)
- = (# of blocks) x (Cache block size + size of Tag + valid bit)
- $= 2^8 \times (128 + 22 + 1)$

= 38656

Cache performance - exercises Cache size information - size calculations - exercises Cache access - exercises Cache block replacement - exercises Exercises



Exercises

Question 1: Consider the following direct-mapped cache:



Cache

Complete the last two columns of the following table for the given sequence of memory accesses:

Address of	Assigned cache set	Hit or miss in cache	
0x00123456	0000 0000 0001 0010 0011 0100 0101 0110	0100 0101	Miss
0x00144680	0000 0000 0001 0100 0100 0110 1000 0000	0110 1000	Miss
0x00143458	0000 0000 0001 0100 0011 0100 0101 1000	0100 0101	Miss
0x00143456	0000 0000 0001 0100 0011 0100 0101 0110	0100 0101	Hit
0x00123457	0000 0000 0001 0010 0011 0100 0101 0111	0100 0101	Miss
0x0014445A	0000 0000 0001 0100 0100 0100 0101 1010	0100 0101	Miss

Cache performance - exercises Cache size information - size calculations - exercises Cache access - exercises Cache block replacement - exercises Exercises Question 1: Consider the 4-way set associative cache with a 3-bit Tag field and the LRU block replacement policy. A sequence of memory accesses that all map to the same cache set is given in the following table. Complete the table with the current blocks in the set and the cache hits or misses.

	Tag field of the memory accesses generated by CPU (from left to right							to right)
	010	111	001	010	001	101	110	110
MRU	010	111	001	010	001	101	110	110
		010	111	001	010	001	101	101
			010	111	111	010	001	001
LRU						111	010	010
Hit or miss	Miss	Miss	Miss	Hit	Hit	Miss	Miss	Hit

Cache performance

- exercises

Cache size information

- size calculations
- exercises

Cache access

- exercises

Cache block replacement

- exercises

Exercises

Question 1: Consider a three level cache hierarchy (i.e., with cache levels 1, 2 and 3). For all the references to the memory by the CPU, 20% of them are misses in only level 1 cache. 10% of them are misses in both level 1 and level 2 caches. 6% of them are misses in all the three levels. A hit in level 1 cache takes 1 clock cycle, a hit in level 2 takes 10 clock cycles, a hit in level 3 takes 20 cycles and the miss penalty of level 3 is 100 clock cycles.

(a) What is the local miss rate for level 2 cache and for level 3 cache?

Solution: Level 2 miss rate = $(10\% / 20\%) \times 100\% = 50\%$ Level 3 miss rate = $(6\% / 10\%) \times 100\% = 60\%$

(b) What is the average memory access time per instruction for this cache system? Solution: $1 + 0.2 \times (10 + 0.5 \times (20 + 0.6 \times 100)) = 11$ (cycles)



Question 2: Consider a two level cache hierarchy (i.e., with cache level 1 and cache level 2). For every 100 references to the memory by the CPU, there are 40 misses in level 1 cache and 20 misses in level 2 cache. A hit in level 1 cache takes 1 clock cycle, a hit in level 2 takes 10 clock cycles, and the miss penalty of level 2 (i.e., access to the RAM) is 100 clock cycles.

(a) What is the local miss rate for level 1 cache and for level 2 cache?

See solutions to similar questions

(b) What is the average memory access time per instruction for this cache system?

See solutions to similar questions



Exercises

Question 3: Consider the following 4-way set associative cache: Address 10 9 43 31 0 Byte offset 22 6 Tag Index Tag Index V Tag Data Tag Data Tag v v Data ٧ Data 0 1 $\delta = 0$ $\delta = 0$ 62 63 22 128 = Ť 4-to-1 multiplexor Hit Data

Cache

Complete the last two columns of the following table for the given sequence of memory accesses:

Address of	Assigned cache set	Hit or miss in cache	
0x00123456	0000 0000 0001 0010 0011 0100 0101 0110	00 0101	Miss
0x00144680	0000 0000 0001 0100 0100 0110 1000 0000	10 1000	Miss
0x00143458	0000 0000 0001 0100 0011 0100 0101 1000	00 0101	Miss
0x00143456	0000 0000 0001 0100 0011 0100 0101 0110	00 0101	Hit
0x00123457	0000 0000 0001 0010 0011 0100 0101 0111	00 0101	Hit
0x0014445A	0000 0000 0001 0100 0100 0100 0101 1010	00 0101	Miss