# **5. Addressing Modes**

COMP2611 Fall 2015

Instruction: Language of the Computer

1

- □ Addressing takes care of where to find
  - o data
  - instruction

□ We have seen, so far three addressing modes of MIPS (to find data):

1. Immediate addressing: provides fast access of small **constants** 

e.g. addi \$t0, \$t0, 1023 🔶

2. Register addressing: the operand is available in a register

e.g. add \$t0, \$t0, \$t1
3. Base addressing: the operand is the sum of a (base) register and a displacement
e.g. 1w \$t0, 1024 (\$t1)

MIPS architecture provides <u>two more</u> ways of addressing (to find instruction)

One operand is embedded inside the encoded instruction
 16-bit immediate is a two's complement number
 -2<sup>15</sup> <= value <= 2<sup>15</sup>-1

□ Example: addi or similar



#### COMP2611 Fall 2015

- □ The operands are in registers
- □ Takes n bits to address 2<sup>n</sup> registers
- □ Example: add, sub, and, sll or similar



#### COMP2611 Fall 2015

□ One operand is in main memory

□ Its address is the sum of the immediate and the value in register \$rs

- □ 16-bit immediate is a two's complement number
- □ Example: 1w \$s1, 16(\$s0)



5

COMP2611 Fall 2015

- Address of current instruction is in PC
- □ Sequential execution
  - Address of the next instruction is PC+4
- Conditional branch? Un-conditional branch?
- □ Re-visit memory space
  - Text segment starts 0x00400000
  - Each instruction occupies 4 bytes (1 word)
  - Last 2 digits of instruction address is always 00 (we can make it implicit and use 'word address')



6

We know that

- □ Conditional branch instructions (e.g., **beq**, **bne**) use I-format
- □ I-format can only specify 16-bit addresses

How to branch?

PC-relative addressing

- A branch offset is added to (PC+4) to obtain address to branch to
  - Branch offset is described in number of **words**.
- Branching within 2<sup>15</sup> words before or after the current instruction is possible
- This is good enough since conditional branches tend to branch to a nearby instruction

Notes:

While an instruction is being executed, the PC always points to the current instruction, i.e., address of current instruction

COMP2611 Fall 2015

Address	Instruction	Machine co	<b>de to</b> beq <b>is</b>
40000008	addi \$s0, \$s0, 1	0x1005002, which means 2	
4000000C	beq \$zero, \$s0, label	instruction	s from the next
40000010	addi \$s0, \$s0, 1	IIISU UCUOIT	
40000014	addi \$s0, \$s0, 1	PC -	
40000018	0000018 label: addi \$s0, \$s0, 1	rC –	0240000000
		PC+4 =	0x40000010
4000001C	addi \$s0, \$s0, 1	Add 4*2 =	0×0000008
40000020	etc		022000000000
		Target =	0x40000018

ор	rs	rt	const or address
00010	00000	00101	000000000000010

COMP2611 Fall 2015

□ The value in the immediate field is interpreted as an offset of the next instruction (PC+4 of current instruction)



COMP2611 Fall 2015

# J-type or J-format



#### 



# **Addressing in Un-conditional Jumps**

- □ **Direct Addressing:** the address is 'the immediate'. 32-bit address cannot be embedded in a 32-bit instruction
- Psuedo-direct Addressing: 26 bits of the address is embedded as the immediate

# Example: j Label



COMP2611 Fall 2015



COMP2611 Fall 2015

□ From 16-bit word address to 26-bit word address:



# **Attention:**

The tradeoff is longer program execution time

• i.e. need to execute two instructions rather than just one

COMP2611 Fall 2015

Because,All MIPS instructions are 4 bytes long

# So,

- A branch target or offset can refer to number of words instead of number of bytes
- $\Rightarrow$  essentially stretch the maximum possible branching distance by 4x

# **Questions**:

- □ What is the range a 'j' and 'jal' can jump to?
  - O Within 256MB
- □ What if we want to jump beyond 256MB?

# **Stretching the Maximum Possible Distance**

0x0 0000000	
0x0 FFFFFFF	
0x1 0000000	
••••	
0x1 FFFFFFF	
0x2 0000000	JL1
0x2 FFFFFFF	L1:
••••	
0x7 0000000	
0x7 FFFFFFF	

COMP2611 Fall 2015

# **Stretching the Maximum Possible Distance**

0x0 000000	
•••	
0x0 FFFFFFF	
0x1 0000000	J L1
•••	
0x1 FFFFFFF	
0x2 0000000	L1:
••••	
0x2 FFFFFFF	
••••	
0x7 0000000	
•••	
0x7 FFFFFFF	

What if the Jump target is more than 256 MB away?

COMP2611 Fall 2015

Set the register content as the target address
 Then simply jr



COMP2611 Fall 2015

# 1. Immediate addressing

• The operand is a constant within the instruction itself

# 2. Register addressing

• The operand is a register

# 3. Base addressing or displacement addressing

- The operand is at the memory location with address
   = (register) + constant
- 4. PC-relative addressing
  - The address is = (PC) + 4 + constant

# 5. Pseudodirect addressing

• The jump address is a constant in the instruction concatenated with the upper 4 bits of the PC

# Summary of MIPS Addressing Modes (cont'd)

#### 1. Immediate addressing

op rs rt	Immediate
----------	-----------

#### 2. Register addressing



#### 3. Base addressing



#### 4. PC-relative addressing



#### 5. Pseudodirect addressing



## COMP2611 Fall 2015

# □ MIPS operands:

- o 32 registers (32 bits each)
- 2<sup>30</sup> memory word locations (32 bits each)

# □ MIPS instructions:

- O Arithmetic: add, sub, addi
- O Data transfer: lw, sw, lb, sb, lui
  - 1b and sb are similar to 1w and sw, but for transferring bytes instead of words
- O Conditional branch: beq, bne, slt, slti
- Unconditional jump: j, jr, jal

# □ MIPS instruction formats:

O R-format, I-format, J-format

# 6. Other Issues (optional)

## □ MIPS is an example of **RISC**

# **O Reduced Instruction Set Computer**

- Each instruction does one simple thing
- Most existing processors are RISC since it is more promising

# □ Another approach is **CISC**

# • Complex Instruction Set Computer

• One instruction may do multiple things, e.g. Intel's instruction set

	RISC	CISC
Number of instructions in a program	(–) more	(+) less
Time to execute the program	(+) usually less	(-) usually more
Hardware design	(+) simple	(–) complex

(+) means advantage, (–) means disadvantage

COMP2611 Fall 2015

RISC	CISC
Through quantitative measurements, choose only the most useful instructions and addressing modes.	Choose instructions and addressing modes that make the translation of high-level languages to assembly language simpler.
With few instructions and addressing modes, we can directly execute them in hardware.	Since we can have many instructions and addressing modes, we need a <b>microcode</b> (or <b>microprogrammed control</b> ) to execute them in hardware.
A lot of chip space can be left for a large number of registers and cache memory.	We can have only few registers and small cache memory.
Compilers are more difficult to write.	Compilers are easier to write.
Assembly language programs are more difficult to write.	Assembly language programs are easier to write.

# **Pseudoinstructions**

Assembly language instructions that do not have corresponding machine instructions (i.e., they need not be implemented directly in hardware)

Why Pseudoinstructions?

Their appearance in assembly language simplifies programming and translation, giving MIPS a richer set of assembly language instructions than those implemented by the hardware.

Cost of supporting Pesudoinstructions

□ The <u>only</u> cost is reserving one register, **\$at**, for use by the assembler

#### □ move:

O move \$t0, \$t1 # \$t0 gets value of \$t1

• The assembler converts this pseudoinstruction into the machine language equivalent of the following instruction:

add \$t0, \$zero, \$t1 # \$t0 gets 0 + value of \$t1

## □ Others:

- O **blt** ('branch on less than')
- **ble** ('branch on less than or equal')
- bgt ('branch on greater than')
- **bge** ('branch on greater than or equal')

□ The stored-program concept underlies today's digital computers

□ An instruction specifies an operation and its corresponding operand(s)

All MIPS instructions are 32 bits in length
 To simplify the instruction set architecture
 But, multiple instruction formats are supported

□ **Registers** are fast temporary storage <u>inside</u> the processor

- □ Four design principles for ISA
  - Simplicity favors regularity
  - Smaller is faster
  - Make common case fast
  - Good design demands good compromises

# **Key Concepts to Remember (cont'd)**

- □ Program counter is a special register
  - Pointing to the current instruction to be fetched and executed
- □ Branch/jump instructions often require branch address calculation
- □ MIPS supports different addressing modes
  - 1. Register
  - 2. Displacement
  - 3. Immediate
  - 4. PC-relative
  - 5. Pseudodirect
- Pseudoinstructions extend the MIPS instruction set
   To facilitate program development
- □ **RISC** and **CISC** are two very different design philosophies

#### COMP2611 Fall 2015